Concept: CMOS
A 12-Bit, 10 MS/s Two-Step Sub-Ranging SAR ADC with Top-Plate Dividing
High-speed analog converter using a simplified two-step architecture with reduced power and size
High-speed analog converter using a simplified two-step architecture with reduced power and size
